TinyTinyTPU: 2×2 systolic-array TPU-style matrix-multiply unit deployed on FPGA

Comment

Save my name, email, and website in this browser for the next time I comment.

Δ